09/716721 09/716721 11/20/8

Please type a plus sign (+) inside this box 

+ Approved for use through 06-0002000 UP 06-0001

Paters and Todemark Officer U.S. DEPARTMENT OF COMMENT

Framework Reduction Act of 1995, no persons are required to respond to a collection of information unless it disables American Comment

Officer U.S. Department of the Comment

Officer U.S. Department

Officer

UTILITY	
PATENT APPLICATION	
TRANSMITTAL	

o_respo	ond to a collection of	information unle	ss it displays a valid OMB control numb
	ney Docket No.		,324 / PU000125
First I	Inventor or Applica	ation Identifier	Horlander et.al.
Title	SERIAL O	OMPRESSED	BUS *
Expre	ess Mail I ahel No	ET.55597	72980TIS

	APPLICATION ELEMENTS thapter 600 concerning utility patent application contents		ADDRESS TO	O: Box Patent A	pplication		
	Fee Transmittal Form (e.g., PTO/SB/17) Submit an original and a duplicate for fee processing)		5. Microfich	e Computer Prog	gram (Appendix)		
2. X S	pecification [Total Pages 10	]]			Sequence Submission		
	veferred arrangement set forth below)  Descriptive title of the Invention	_			ele Copy		
	Cross References to Related Applications		ᅟᅟᅟᅳ	aner Conv (ident	ical to computer conv)		
	Statement Regarding Fed sponsored R & D		=				
	Reference to Microfiche Appendix					s	
	Background of the Invention  Brief Summary of the Invention		ACCOMP	ANYING APP	LICATION PARTS		
	Brief Description of the Drawings (if filed)		7. Assignme	ent Papers (cove	er sheet & document(s))		
- 0	Claim(s)						
	Abstract of the Disclosure	_					
3. X D	rawing(s) (35 U.S.C. 113) [Total Sheets 3	]1					
4. Oath or	Deciaration [Total Pages	]]		-			
a. [	Newly executed (original or copy)	_					
ъ. [	Copy from a prior application (37 C.F.R. §  (for continuation/divisional with Box 16 complete	1.63(d)) ආ	Statement filed in prior application,				
1	DELETION OF INVENTOR(S)		(PTO/SB/C	09-12) Stat		d	
1	Signed statement attached deleti						
	see 37 C.F.R. §§ 1.63(d)(2) and 1.3	3(b).	15. Other:				
NOTE FOR	ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL	EVITTY					
FEES, A SMALL ENTITY STATEMENT IS REQURED (ST.C.F.R. § 1.27), EXCEPT  IF ONE FILED IN A PRIOR APPLICATION IS REUED UPON IST C.F.R. § 1.28).							
16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:							
	b. Copy from a prior application (37 C.F.R. § 1.63(d)) (in continuorindesidesidesidesidesidesidesidesidesidesi						
For CONTINU	UATION or DIVISIONAL APPS only: The entire disci	5. Microfiche Computer Program (Appendix) 6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. Computer Readable Copy b. Paper Copy (identical to computer copy) c. Statement verifying identity of above copies  ACCOMPANYING APPLICATION PARTS 7. Assignment Papers (cover sheet & document(s)) 8. 37.0; F.R.\$3.73(b) Statement   Prover of (when there is an assignee) Attorney 9. English Translation Document (if applicable) 10. Information Disclosure 11. Preliminary Amendment 12. X Return Receipt Postand (MPEP 503) (Should be specifically identized) 13. Statement(s) States still proper and desired (incident), 33(b). 14. Certified Copy of Priority Document(s) 15. Cother:  Except  Except  Other requisite information below and is a preliminary amendment: of prior application, the companying continuation or divisional application and is hereby heorporated by proprior has been information below and in a preliminary amendment: of prior application from which an earlier declaration is supplied companying continuation or divisional application and is hereby heorporated by proprior has been indevertently emitted from the submitted application parts.  ONDENCE ADDRESS  or Correspondence address below  or Attach bar code label here)  Page 10.  Box 5312  Interpretable Copy 10.  Companying continuation or divisional application and is hereby heorporated by companying continuation or divisional application and in hereby heorporated by companying continuation or divisional application and in hereby heorporated by companying continuation or divisional application and in hereby heorporated by companying continuation or divisional application and in hereby heorporated by companying continuation or divisional application and in hereby heorporated by companying continuation or divisional application and in hereby heorporated by continuation or divisional application and in hereby heorporated by continuation or divisional application and in hereby heorporated by continuation of divisional application and in h					
under Box 41	b, is considered a part of the disclosure of the scco he incorporation can only be relied upon when a pe	mpanylr ortion ha	ADDRESS TO: Soz Patent Application Washinston Dc. 20231  5. Microfliche Computer Program (Appendix)  6. Nucleotide and/or Amino Acid Sequence Submission (if applicable), all necessible, all				
	MANUAL PROPERTY OF THE PROPERT						
ſ							
Custon		or Attacl					
Name Joseph S. Tripoli Thomson Multimedia Licensing Inc.							
Address	Patent Operation						
L		Box					
City							
Country	USA Telephon	,	609/ <b>734-</b> 9875	Fax	609/734-9700	_	
· Name (i	PrintType) David T Sheneman		Registration No.	(Attorney/Agent)	39,371	1	
	Detailed Description Claim(s) Abstract of the Disclosure Drawing(s) (35 U.S.C. 113) [Total Sheets 3] Drawing(s) (35 U.S.C. 113) [Total Sheets 3] Date or Declaration  a. Newly executed (original or copy) b.   Grown from a prior application (37 C.F.R. § 1.83(d))						

Signature

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patert and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

\* INTERFACE HAVING A REDUCED PIN COUNT

Signature

PTO/S8/17 (12/99)
Approved for use through 09/30/2000. OMB 0651-0032
atent and Trademark Office: U.S. OFFARTMENT OF COMMERCY

000 WA 05

Date

	Inder the Paperwork Reduction Act of 1995, no persons are required to r	Patent and Tro	idemark Office: U.S. DEPARTMENT OF COMMERCE mation unless it displays a valid CMB control number
	FEE TRANSMITTAL	Co	mplete if Known
ı		Application Number .	
ı	for FY 2000	Filing Date	Herewith
	Patent fees are subject to annual revision.	First Named Inventor	Horlander et.al.
	Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.	Examiner Name	
I	See 37 C.F.R. §§ 1 27 and 1 28.	Group / Art Unit	

TOTAL AMOUNT OF PAYMENT (\$) 710.00	Attorney Docket No. RCA89, 324/PU 000125	フ			
METHOD OF PAYMENT (check one)	FEE CALCULATION (continued)				
The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:  Deposit	3. ADDITIONAL FEES Large Entity Small Entity Fee				
Account Number 07-0832	105 130 205 65 Surcharge - late filing fee or cath				
Oeposit Account THOMSON multimedia	127 50 227 25 Surcharge - late provisional filing fee or cover sheet.				
Name Licensing Inc.	139 130 139 130 Non-English specification				
Charge Any Additional Fee Required Under 37 CFR §§ 1.16 and 1.17	147 2,520 147 2,520 For filing a request for reexamination				
2. Payment Enclosed:	112 920° 112 920° Requesting publication of SIR prior to Examiner action				
Check Order Other	113 1,840* 113 1,840* Requesting publication of SIR after Examiner action				
FEE CALCULATION	115 110 215 56 Extension for reply within first month				
1. BASIC FILING FEE	116 380 218 190 Extension for reply within second month				
Large Entity Small Entity Fee Fee Fee Fee Description	117 870 217 435 Extension for reply within third month 118 1,360 218 880 Extension for reply within fourth month				
Fee Fee Fee Fee Description Code (\$) Code (\$) Fee Paid	128 1.850 228 925 Extension for reply within fifth month				
101 690 201 345 Utility filing fee 710.00					
106 310 206 155 Design filing fee	120 300 220 150 Filing a brief in support of an appeal				
107 480 207 240 Plant filing fee	121 260 221 130 Request for oral hearing				
108 690 208 345 Reissue filing fee	138 1,510 138 1,510 Petition to institute a public use proceeding				
114 150 214 75 Provisional filing fee	140 110 240 55 Petition to revive - unavoidable				
SUBTOTAL (1) (S) 710.00	141 1,210 241 805 Petition to revive - unintentional				
2. EXTRA CLAIM FEES	142 1.210 242 805 Utility issue fee (or reissue)				
Fee from Extra Claims below Fee Paid	d 143 430 243 215 Design issue fee				
Total Claims 10 -20** = 0 X	144 580 244 290 Plant issue fee	i			
ndependent 3 - 3** = 0 x = =	122 130 122 130 Petitions to the Commissioner				
Multiple Dependent	123 50 123 50 Petitions related to provisional applications				
or number previously paid, if greater, For Reissues, see below Large Entity Small Entity	Commission of Michigan Conducting Control				
Fee Fee Fee Fee Fee Description Code (\$) Code (\$)	581 40 581 40 Recording each patent assignment per property (times number of properties)				
103 18 203 9 Claims in excess of 20	145 690 246 345 Filing a submission after final rejection (37 CFR § 1.129(a))				
102 78 202 39 Independent claims in excess of 3	149 690 249 345 For each additional invention to be	1			
104 260 204 130 Multiple dependent claim, if not paid 109 78 209 39 ** Reissue independent claime	examined (37 CFR § 1.129(b))				
109 78 209 39 ** Reissue independent claime over original patent	Other fee (specify)				
110 18 210 9 ** Reissue claims in excess of 20 and over onginal patent	Other fee (specify)				
SUBTOTAL (2) (\$) 0	Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$)				
SUBMITTED BY	Complete (if applicable)				
Name (PrintType) David T Shonoman	Registration No. 39 371 Telephone (609) 734-9875				

information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chile Information 100cer, Patient and Trademark Office, Washington, OC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patients, Washington, OC 20231.

15

# EL5559729ADHS

PU 000125/RCA 89,324

#### SERIAL COMPRESSED BUS INTERFACE HAVING A REDUCED PIN COUNT

### 1. Technical Field

The present invention relates generally to digital data communications and, in particular, to a serial compressed bus interface having a reduced pin count.

## 2. Background Description

Conventional serial compressed data buses are dedicated to a single compressed data stream. Moreover, such buses require at least 3 to 4 pins. A typical 3 wire interface consists of a serial data signal, a clock signal and a sync or framing signal. The data is delivered in packets that are of a fixed size and the first bit of a packet is indicated by driving the sync or frame signal active.

An alternate 3 wire interface replaces the sync signal with a valid signal. The valid signal indicates when data is valid on the interface. As with the previous interface, this interface also requires packets to be of a fixed

- 20 length. The first bit of a packet is indicated by driving the valid signal active. The valid signal is then required to remain active for the duration of a packet and is driven low at the end of the packet. When the valid signal is inactive, the data is ignored by the receiving device.
- 25 Since the active edge of the valid signal is used to indicate the first bit of a packet, the valid signal must be driven inactive for at least one bit time between packets.

A widely accepted serial transport interfaces uses 4

### PU 000125/RCA 89,324

wires to deliver data, clock, sync and valid signals. Like the 3 wire interface, the sync signal is driven active to indicate the first bit of a packet. Similarly, the valid signal is used to identify when data is valid on the interface. This approach gives the added flexibility that data gaps may exist within a packet time. Also, since the sync signal indicates the start of a new packet, there is no requirement for a gap between consecutive packets.

Given the current state of the art, there is a need for a serial compressed data bus that delivers more than one single compressed data stream. Moreover, there is a need for a serial compressed data bus interface having a reduced number of pins with respect to that required by conventional serial compressed data buses.

15

20

25

1.0

#### SUMMARY OF THE INVENTION

The problems state above, as well as other related problems of the prior art, are solved by the present invention, a serial compressed bus interface having a reduced pin count.

The invention advantageously reduces the pin count associated with conventional serial compressed buses by time-division multiplexing a plurality of compressed data streams onto a shared data line. Moreover, the invention advantageously encodes data valid and data request handshake signals rather than using a unique handshake signal pair for each compressed data stream as is done in conventional

PU 000125/RCA 89,324

serial compressed buses.

These and other aspects, features and advantages of the present invention will become apparent from the following detailed description of preferred embodiments, which is to be read in connection with the accompanying drawings.

# BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a serial compressed bus
and serial compressed bus interface, according to an
10 illustrative embodiment of the invention;

FIG. 2 is a diagram illustrating the encoding of the CB\_DV[2:0] signal, according to an illustrative embodiment of the invention;

FIG. 3 is a diagram illustrating the encoding of the
15 CB\_REQ[3:0] signals, according to an illustrative embodiment
of the invention;

FIG. 4 is a timing diagram illustrating the timing relationship of some of the signals of the bus, according to an illustrative embodiment of the invention; and

20 FIG. 5 is a diagram illustrating some of the timing parameters of some of the signals of the bus, according to an illustrative embodiment of the invention.

# DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

It is to be understood that the present invention may
25 be implemented in various forms of hardware, software,
firmware, special purpose processors, or a combination
thereof. Preferably, the invention is implemented as a

2.0

25

PU 000125/RCA 89,324

combination of hardware and software.

It is to be further understood that, because some of the constituent system components depicted in the accompanying Figures may be implemented in software, the actual connections between the system components may differ depending upon the manner in which the present invention is programmed. Given the teachings herein, one of ordinary skill in the related art will be able to contemplate these and similar implementations of the present invention.

FIG. 1 is a block diagram of a serial compressed bus 100 and a serial compressed bus interface 199, according to an illustrative embodiment of the invention. In the illustrative embodiment, serial data enters an integrated circuit through the bus 100. The bus 100 is implemented with a single serial data line that is time multiplexed between each of a plurality of data sources. Packet data from the different data sources is interleaved onto the single serial data line on byte boundaries. Each of the data sources is delivered to one or more data consumers in the receiving application device. As used herein, the term Aapplication@ refers to a consumer or processor of a compressed data stream, such as, for example, an MPEG2 video decoder or an AC-3 audio decoder.

To support decoding and presentation of multiple concurrent audio and video streams, the bus 100 will have support for up to seven separate application decoders. That is, the bus 100 can deliver seven compressed data streams

15

20

25

### PU 000125/RCA 89,324

corresponding to seven application decoders. It is to be appreciated that while the illustrative embodiment of FIG. 1 shows the use of seven compressed data streams the invention is not so limited and, thus, any feasible number of compressed data streams may be employed in accordance with the invention, while maintaining the spirit and scope thereof.

In the current state of the art, seven compressed data streams would be delivered over seven compressed data interfaces. Each of these interfaces would normally consist of at least three signals, requiring a total of 21 signals for seven compressed data streams. According to the invention, the bus 100 delivers the seven compressed data streams through nine external signals: CB\_CLK; CB\_DATA; CB\_DV[2:0]; and CB\_REQ[3:0]. The pin count of the bus 100 is reduced by a time-division multiplexing of the seven compressed data streams onto a shared data line. The pin count of the bus 100 is also lowered by encoding DV (data valid) and REQ (data request) handshake signals rather than using a unique handshake signal pair for each compressed data stream.

The bus 100 includes the following five inputs: CB\_CLK; CB\_DATA; and CB\_DV[2:0]. The CB\_CLK signal is the compressed bus serial clock, which supports a maximum speed of 100MHz. The CB\_DATA signal is the compressed bus serial data, which is valid on the rising edge of CB\_CLK. The CB\_DV[2:0] signals indicate that data on CB\_DATA is valid

15

25

### PU 000125/RCA 89,324

for one of the seven supported application devices.

Each of the BUF\_FULL[6:0] signals represents a compressed data buffer. It is to be appreciated that the phrase Acompressed data buffer@ and the term AFIFO@ (First-In-First-Out) are used interchangeably herein. When one of the BUF\_FULL[6:0] signals is set to A1", it indicates that the corresponding compressed data buffer is full and cannot accept more data.

The bus 100 includes the following output: CB\_REQ[3:0]. The CB\_REO[3:0] signals correspond to a request from at least one of the application devices.

Each of the BUF SEL[6:0] signals represents an application device. When one of the BUF\_SEL[6:0] signals is set to A1", it indicates that data will be removed from the application specific FIFO and sent to a common transport demultiplexing circuit 150.

A bus interface circuit 199 includes a serial-toparallel converter 110, enable logic 112, and a request control circuit 114. The bus interface circuit 199 is coupled to a plurality of compressed data buffers 130-136 20 which, in turn, are coupled to main memory through a multiplexor 140 and transport de-multiplexor 150. Signals from the converter 110, enable logic 112, and the request control circuit 114 are used to write to the plurality of compressed data buffers 130-136.

The serial-to-parallel converter 110 converts serial data to parallel data. The serial data is time-division

10

15

20

25

### PU 000125/RCA 89,324

multiplexed and is input by the CB\_DATA signal. The parallel data is 8-bits (1-byte) wide and is output by the CDATA signal. The CDATA signal is provided to the plurality of compressed data buffers 130-136.

The enable logic 112 selects a particular compressed data buffer to which data is to be written, based on the CB\_DV[2:0] signal input thereto. Accordingly, the enable logic 112 outputs the BUF\_SEL[6:0] signals.

The request control circuit 114 inputs the BUF\_FULL[6:0] signals and outputs the CB\_REQ[3:0] signals. Thus, the request control circuit 114 indicates when one or more of the compressed data buffers 130-136 is full and, thus, no additional data can be written thereto.

As noted above, the CB\_DV[2:0] signals are used to indicate that valid data is present on CB\_DATA for one of the seven application FIFOS 130-136. FIG. 2 is a diagram illustrating the encoding of the CB\_DV[2:0] signal, according to an illustrative embodiment of the invention. The encoding has been chosen such that an external IC that supports three separate strobe signals to strobe data into the video decoder could be made to work with the bus 100 and still support two compressed video streams and one compressed audio stream. The CB\_DV[2:0] signals will change state on the rising edge of the CB\_CLK signal. The CB\_DV[2:0] signals will hold a state for a minimum of eight CB\_CLK cycles and a multiple of eight CB\_CLK cycles. The data present on the CB\_DATA signal can only be valid for one

15

20

25

### PU 000125/RCA 89,324

application FIFO at a time.

As noted above, the serial data for each application is converted into byte wide parallel format and transferred to the appropriate compressed data buffer. There is one FIFO (one of FIFOs 130 though 136) implemented for each application device. It is to be appreciated that the aggregate data rate received for all application devices should not exceed the sum total of the maximum data rate of all of the input channels.

The CB\_REQ[3:0] signals are used to request compressed data for each of the application devices 130-136. When there is space available in an application=s FIFO, the corresponding CB\_REQ line will be driven high. When there is no space available in an application=s FIFO, the corresponding CB\_REQ line will be driven low. Several of the CB\_REQ[] lines may be high at the same time.

In the illustrative embodiment of this invention, CB\_REQ[3:0] can uniquely identify requests for data from as many as four unique application devices. In this embodiment it is to be understood that four of the application devices are grouped such that they share a single CB\_REQ line. However, it is to be appreciated that the invention does not require any specific grouping of application devices or sharing of CB\_REQ lines among application devices. Given the teachings of the invention provided herein, one of ordinary skill in the related art would readily contemplate a different grouping of application devices to share the

10

15

20

25

#### PII 000125/RCA 89.324

available CB\_REQ lines, or implementations of the invention that allow a request from each application device to be uniquely identified. FIG. 3 is a diagram illustrating the encoding of the CB\_REQ[3:0] signals, according to the illustrative embodiment of the invention.

The CB\_REQ[1] signal maps to the PIP/record channel video. It is possible within a system for multiple videos to be present on a single broadcast transponder. To allow the simultaneous decode of up to four videos present on a single transponder, the CB\_REQ[1] signal is actually mapped to four separate compressed data buffers. When all of the compressed data buffers mapped to the CB\_REQ[1] signal are ready to accept data, then the CB\_REQ[1] signal is driven high. If any of the buffers mapped to the CB\_REQ[1] signal are not ready to receive data, then the CB\_REQ[1] signal is held low. If the data carried by the transponder is not multiplexed in a way that will allow simultaneous video decode of all videos present, then it is possible to underflow one or more of the bit buffers serviced by CB\_REQ[1]. No provision will be made in this block to recover from this condition. However, given the teachings of the invention provided herein, one of ordinary skill in the related art will readily contemplate various modified configurations of the bus 100 which maintain the spirit and scope of the invention while allowing for recovery from underflow conditions. FIG. 4 is a timing diagram illustrating the timing relationship of some of the signals

PU 000125/RCA 89,324

of the bus 100, according to an illustrative embodiment of the invention. FIG. 5 is a diagram illustrating some of the timing parameters of some of the signals of the bus 100, according to an illustrative embodiment of the invention.

Although the illustrative embodiments have been described herein with reference to the accompanying drawings, it is to be understood that the present system and method is not limited to those precise embodiments, and that various other changes and modifications may be affected therein by one skilled in the art without departing from the scope or spirit of the invention. All such changes and modifications are intended to be included within the scope of the invention as defined by the appended claims.

15

valid.

PU 000125/RCA 89,324

### WHAT IS CLAIMED IS:

A serial compressed bus interface, comprising:
 a serial-to-parallel converter having a single serial
 data input line adapted to receive time-division multiplexed
 serial data from a plurality of data sources; and
 enable logic adapted to input at least one data valid
 signal that identifies each of a plurality of data consumers
 for which the time-division multiplexed serial data is

- 2. The serial compressed bus interface according to claim 1, wherein said serial-to-parallel converter is further adapted to convert the time-division multiplexed serial data to parallel data, and to output the parallel data to the plurality of data consumers.
- The serial compressed bus interface according to claim 1, further comprising a request control circuit
   adapted to output at least one request signal that requests the time-division multiplexed serial data for at least one of the plurality of data consumers.
- 4. The serial compressed bus interface according to claim 3, further comprising at least one encoder adapted to encode at least one of the at least one data valid signal

15

PU 000125/RCA 89,324

and the at least one request signal to correspond to more than one of the plurality of data consumers.

- 5. The serial compressed bus interface according to claim 3, wherein the request control circuit is further adapted to encode the at least one request signal to correspond to more than one of the plurality of data consumers.
  - 6. A method for transmitting serial compressed data from a plurality of data sources to a plurality of data consumers, comprising the steps of:

time-division multiplexing the serial compressed data from the plurality of data sources to generate time-division multiplexed serial compressed data; and

transmitting the time-division multiplexed serial compressed data to the plurality of data consumers.

- 7. The method according to claim 6, wherein said transmitting step transmits the time-division multiplexed serial compressed data on a single data line.
- 8. The method according to claim 6, further comprising the step of encoding a data valid signal to
  25 indicate that the time-division multiplexed serial compressed data is valid for more than one of the plurality of data consumers.

### PU 000125/RCA 89,324

- 9. The method according to claim 6, further comprising the step of encoding a request signal to indicate that the time-division multiplexed serial compressed data is requested by more than one of the plurality of data consumers.
  - 10. A method for transmitting serial compressed data from a plurality of data sources to a plurality of data consumers, comprising the steps of:

interleaving serial compressed packet data from the plurality of data sources to generate time-division multiplexed serial compressed data; and

transmitting the time-division multiplexed serial compressed data to the plurality of data consumers.

### PU 000125/RCA 89,324


## COMPRESSED SERIAL BUS

### Abstract

- There is provided a serial compressed bus interface

  5 having a reduced pin count. The interface includes a
  serial-to-parallel converter having a single serial data
  input line adapted to receive time-division multiplexed
  serial data from a plurality of data sources. Enable logic
  is adapted to input at least one data valid signal that

  10 identifies each of a plurality of data consumers for which
  - o identifies each of a plurality of data consumers for which the time-division multiplexed serial data is valid.




F16. 1

CB_DV[2:0]	Application Buffer
000	No Data
001	Videol
010	Video2
011	Audio2
100	Audio1
101	Video3
110	Video4
111	Video5

FIG. 2

CB_REQ[3:0]	Requesting Application		
	No requests		
0000			
xxx1	Video1		
xx1x	Video2/PIP		
x1xx	Audiol		
1xxx	Audio2		

FIG. 3



F16. 4

Parameter	Description	Min	Тур	Max	Units	
T <sub>ss</sub>	Setup of CB_REQx before rising edge of CB_bitclk				ns	
T <sub>sh</sub>	Hold time of CB_REQx after rising edge of CB_bitclk				ns	
T <sub>dvs</sub> ·	Setup of CB_DVx before rising edge of CB_bitclk				ns	
T <sub>dvh</sub>	Hold time of CB_DVx after rising edge of CB_bitclk				ns	
$T_{ds}$	Setup of CB_data before rising edge of CB_bitclk				ns	
T <sub>dh</sub>	Hold of CB_data after rising edge of CB_bitclk				ns	
T <sub>ckh</sub>	High time of CB_bitclk	5		-	ns	
T <sub>cki</sub>	Low time of CB_bitclk	5			ns	

FIG. 5